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Abstract—Deep Neural Networks (DNNs) are widely used
to perform machine learning tasks in speech, image, video,
and natural language processing. The high computation and
storage demands of DNNs have led to a need for energy-
efficient implementations. Resistive crossbars have emerged as
promising building blocks for realizing DNNs due to their ability
to compactly and efficiently realize the dominant DNN compu-
tational kernel, viz., vector-matrix multiplication. A variety of
crossbar-based designs of DNN accelerators have been proposed.
However, a key challenge with resistive crossbars is that they
suffer from a range of device and circuit level non-idealities such
as driver resistance, sensing resistance, sneak paths, interconnect
parasitics, non-linearities in the peripheral circuits, imperfect
write operations, and process variations. These non-idealities can
lead to errors in vector-matrix multiplication that eventually
degrade the DNN’s accuracy. There has been no study of the
impact of non-idealities on the accuracy of large-scale DNNs
(with millions of neurons and billions of synaptic connections),
in part because existing device and circuit models are infeasible
to use in application-level evaluation.
In this work, we present a fast and accurate simulation
framework to enable evaluation and re-training of large-scale
DNNs on resistive crossbar based hardware fabrics. We first
characterize the impact of crossbar non-idealities on errors in-
curred in the realized vector-matrix multiplications, and observe
that the errors have significant data and hardware-instance
dependence that should be considered. We propose a Fast
Crossbar Model (FCM) to accurately capture the errors arising
due to crossbar non-idealities while being four-to-five orders of
magnitude faster than circuit simulation. Finally, we develop
RxNN, a software framework to evaluate and re-train DNNs on
resistive crossbar systems. RxNN is based on the popular Caffe
machine learning framework, and we use it to evaluate a suite of
large-scale DNNs (ResNet, GoogleNet, OverFeat, VGG, Network-
in-Network, and AlexNet) developed for the ImageNet Large
Scale Visual Recognition Challenge (ILSVRC). Our experiments
reveal that resistive crossbar non-idealities can lead to significant
accuracy degradations (9.6%-32%) for these large-scale DNNs.
To the best of our knowledge, this work is the first quantitative
evaluation of the accuracy of large-scale DNNs on resistive
crossbar based hardware. We also demonstrate that RxNN
enables fast re-training of DNNs using the crossbar models to
partially mitigate the accuracy degradation.
I. Introduction
Deep neural networks (DNNs) have gained tremendous popu-
larity in the past decade, and are currently used in several real-
world products and services for speech recognition (Apple Siri,
This work was supported in part by C-BRIC, one of six centers in JUMP, a
Semiconductor Research Corporation (SRC) program sponsored by DARPA.
Google Assistant, Amazon Alexa), image analysis (Google+
image search, Facebook DeepFace), natural language process-
ing (Google Translate, Facebook DeepText), search engines,
recommendation systems, and more [1], [2]. However, the
large and rapidly growing computation requirements of DNNs
pose severe challenges to performance and energy efficiency
of the systems on which they are deployed.
Resistive crossbar systems have garnered significant interest
in realizing DNNs due to their ability to perform the under-
lying computational kernel, viz. vector-matrix multiplications,
efficiently. They may be designed using a range of emerging
devices, including Resistive RAM (ReRAM), Phase Change
Memory (PCM), and Spintronics [3]–[6]. These devices have
several desirable characteristics such as high density, non-
volatility, low leakage, and low voltage operation, enabling
highly compact and energy-efficient DNN implementations.
Consequently, several research efforts have explored resistive
crossbars at various levels of design abstraction [4], [7]–[33].
A key challenge with resistive crossbars is that the computed
function (input voltages multiplied with the weights stored as
conductances to obtain output currents) is only an approxima-
tion of the desired vector-matrix multiplication. In practice,
resistive crossbars suffer from various device and circuit level
non-idealities, viz., driver resistance, sensing resistance, sneak
paths, interconnect parasitics, ADC and DAC non-linearity,
imperfect write operations, and process variations, which lead
to errors in the computed vector-matrix multiplications. These
errors can degrade the overall application-level accuracy of a
DNN realized on a resistive crossbar system. Although DNNs
are resilient to some inaccuracy in their computations [34]–
[36], this resilience is not unlimited. Therefore, it is necessary
to evaluate the impact of non-idealities present in imperfect
computational fabrics such as resistive crossbars.
Most previous efforts on resistive crossbar based DNN
implementations either do not consider non-idealities or model
non-idealities in a very limited manner (e.g., as limited preci-
sion). Moreover, they focus their analysis on simple networks
and datasets (e.g., CIFAR-10 and MNIST). Thus, they leave
open the question of how non-idealities impact the accuracy of
large-scale neural networks (viz., ResNet, GoogleNet, VGG,
OverFeat, Network-in-Network (NiN), AlexNet, etc.) realized
on resistive crossbars. Answering this question requires a fast
and scalable, yet accurate simulation framework for resistive
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2crossbars that can be integrated into state-of-the-art DNN
software frameworks. Unfortunately, such a framework is
currently unavailable. Device and circuit simulation (SPICE)
models of resistive crossbars are accurate but extremely slow
and infeasible for large-scale network evaluation. Architec-
tural models of resistive crossbars [26]–[28] targeting design
space exploration use highly simplified error models that are
reasonable for their context, but inadequate for accurately
evaluating application-level accuracy of DNNs. For example,
these models do not consider error dependence on applied
inputs, programmed conductances, and the crossbar column
performing the computation. In this work, we address the need
for a fast and accurate simulation framework to enable func-
tional evaluation of large-scale DNNs on resistive crossbars.
We first study the impact of crossbar non-idealities to char-
acterize errors in the realized vector-matrix multiplications.
We observe the errors to show significant data dependence and
hardware-instance dependence (due to variations), motivating
the need for a detailed crossbar model. Next, we propose
a Fast Crossbar Model (FCM) that can accurately capture
the impact of crossbar non-idealities. FCM abstracts non-
idealities using simple linear algebra operations to achieve
orders-of-magnitude faster simulation compared to SPICE.
We realize FCM using the well-known BLAS (Basic Linear
Algebra Subprograms) library and develop RxNN, a software
framework to evaluate DNNs realized on resistive crossbar
systems. We use RxNN (which is based on the popular
Caffe [37] deep learning framework) to evaluate six large-
scale DNNs for classifying the ImageNet [38] dataset and
three simple networks for classifying CIFAR-10 and MNIST
datasets. Our evaluation reveals that non-idealities result in
significant accuracy loss for large-scale DNNs on resistive
crossbar systems, motivating the need for further research in
cross-layer mitigation and compensation techniques.
In summary, the key contributions of this work are:
• We study the cumulative effect of all crossbar non-
idealities to characterize errors in the realized vector-
matrix multiplications. We find the errors to show signif-
icant data and hardware-instance dependence that should
be considered for accurately modeling vector-matrix mul-
tiplications in crossbars.
• We propose FCM, a fast and accurate functional crossbar
model to capture the effects of crossbar non-idealities.
• We develop RxNN a software framework that can eval-
uate large-scale DNNs on resistive crossbar systems
and help re-train to compensate for the effects of non-
idealities.
• We evaluate the application-level accuracy of 6 state-
of-the-art DNNs, viz. ResNet-50, VGG-16, GoogleNet,
AlexNet, OverFeat, and NiN on a resistive crossbar based
system. Our evaluation reveals that the degradation in
accuracy due to non-idealities can be significant (9.6%-
32%) for large-scale DNNs. This degradation can be
partially alleviated by re-training, but calls for further
research in compensation techniques.
The rest of the paper is organized as follows. Section II
overviews the prior efforts related to this work. Section III
provides the necessary background on resistive crossbars.
Section IV discusses crossbar non-idealities and demonstrates
their impact on vector-matrix multiplications realized using
crossbars. Section V describes the proposed FCM models.
Section VI presents the RxNN software framework. Sec-
tion VII details the experimental methodology. We present
experimental results in section VIII and conclude the paper
in Section IX.
II. Related Work
Resistive crossbars have witnessed significant research in-
terest in recent years due to their ability to efficiently realize
vector-matrix multiplications, i.e., the primitive machine learn-
ing kernel [39]–[42]. In this section, we focus on prior works
that target DNNs on resistive crossbar systems. These efforts
can be broadly classified into specialized hardware accelera-
tors [7]–[9], [11]–[13], non-ideality mitigation schemes [14]–
[18], [21]–[25], and design tools for resistive crossbar sys-
tems [26]–[29].
Specialized hardware accelerators. Resistive crossbar based
specialized hardware systems have been proposed for ac-
celerating DNN inference [7]–[11] and training [12], [13]
operations. These efforts focus on the evaluation of the pro-
posed architecture using performance, energy, and area as their
metrics, and either do not explicitly consider non-idealities or
model only the limited-precision aspect of non-idealities.
Non-ideality mitigation schemes. Prior efforts have also
proposed methods to mitigate the impact of crossbar non-
idealities. These efforts include (i) training methods to over-
come crossbar non-idealities [16]–[20], (ii) weight to conduc-
tance conversion algorithm [14], (iii) rank clipping method
to reduce the effects of non-idealities by lowering crossbar
dimensions [24], (iv) defect rescuing scheme to alleviate the
effect of bit failures [25], and (v) hardware solutions to address
low-voltage induced drift [15], programming errors [22], and
IR drop [23]. The focus of all these efforts is to evaluate and
mitigate errors due to crossbar non-idealities. However, they
are restricted to simple networks and small datasets since they
lack a scalable simulation framework.
Our work complements the above efforts on hardware
accelerators and non-ideality mitigation schemes. We focus
on the functional evaluation of large-scale DNNs including
winners from previous ImageNet challenges [38]. We address
the need for a fast, scalable, and accurate framework for
resistive crossbar systems to enable evaluation and re-training
of large-scale DNNs.
Design tools. To aid design space exploration, prior ef-
forts [26]–[29] have proposed circuit-level macro models to
evaluate crossbar systems. These efforts include (i) MN-
SIM [26], a simulation platform to evaluate inference accel-
erators designed using resistive crossbars, (ii) NeuroSim [27],
a framework to evaluate crossbars systems designed for on-
chip training, (iii) technological exploration tool to optimize
resistive crossbar design space [28], and (iv) AutoNCS [29],
3a tool to optimize the utilization and efficiency of a resistive
crossbar system. The primary focus of all these tools has been
performance, energy, and area evaluation of resistive crossbar
systems to facilitate design space exploration. These tools
also have simplistic accuracy/error models that are reasonable
for design space exploration, but inadequate for evaluating
application-level accuracy of DNNs. We complement these
efforts by proposing a framework that focuses on the functional
evaluation of large-scale DNNs.
III. Preliminaries
In this section, we provide a brief background on resistive
crossbar arrays.
Fig. 1: Resistive Crossbar array
Figure 1(b) shows a resistive crossbar array design for re-
alizing vector-matrix multiplications. It consists of a 2D array
of synaptic devices, Digital-to-Analog (DAC), and Analog-
to-Digital (DAC) converters, and write circuitry. It supports
two main operations: (i) Programming, i.e., a write oper-
ation performed sequentially on a set of synaptic devices,
and (ii) Evaluation, i.e., the vector-matrix multiply operation.
The synaptic element at the intersection of each row and
column is programmed by enabling the corresponding write
circuits along the Write Wordline (WWL) and the bitline
(BL), to apply the necessary current and set it to the desired
conductance. A vector-matrix multiplication is performed by
converting digital inputs into voltages on the Read Wordlines
(RWL) using DACs, and sensing the resulting current flowing
through each BL using ADCs.
Synaptic devices are programmable resistors that are com-
monly realized using emerging non-volatile memory technolo-
gies such as PCM, ReRAM, and Spintronics [3]–[6]. Figure 1
illustrates an example synaptic element designed using a
spintronic device [5]. It is a 3-terminal device consisting
of a Magnetic Tunneling Junction (MTJ) and an underlying
Heavy Metal (HM) layer. It is programmed though HM layer
and sensed via the MTJ. The position of the domain wall
determines the conductance of the MTJ that lies between GMIN
(when the domain wall is to the far right) and GMAX (when the
domain wall is to the far left). Moreover, the number of unique
locations at which the domain wall can reside determines the
precision of the device.
Equation 1 specifies the ideal vector-matrix multiply op-
eration for an MxN dimensional crossbar. Vinideal is a 1xM
vector consisting of the input voltages, G is an MxN matrix
comprising of the synaptic conductances, and Ioutideal is a 1xN
vector containing the output currents.
Ioutideal = Vinideal ∗Gideal (1)
IV. Crossbar Non-Idealities
In this section, we analyze non-idealities in resistive crossbars
and examine their impact on vector-matrix multiplications.
A. Crossbar Non-idealities
To illustrate the device and circuit level non-idealities in
resistive crossbars, we present the equivalent resistive circuit
for the crossbar array and the peripherals (DAC and ADC) in
Figure 2(a). The key sources of non-idealities are — 1 wire
resistances of the crossbar interconnects, 2 sensing resis-
tances of the circuits that sense the output currents, 3 driver
resistances of the circuits that drive the crossbar rows, 4
sneak paths, 5 variance in synaptic conductance due to
process variations and imperfect programming, and 6 non-
ideal DACs. While we consider all these non-idealities in
subsequent sections, we select the non-idealities due to DACs
and sneak paths for a more detailed treatment below, in order
to illustrate the complexity of error modeling.
Non-ideal DAC. Figure 2(a) shows the equivalent circuit for
a DAC that is represented using a resistive divider circuit with
an input determined resistance (RDAC) and a fixed resistance
(RPD). An applied digital input determines the value of RDAC
and subsequently decides the DAC’s output voltage (DACout).
Note that, DACout also depends on the effective resistive load
(RLoad), leading to deviations from the ideal value. RLoad is a
function of the synaptic conductances within the crossbar array
and therefore varies with the crossbar state (the values of all
synaptic conductances). The equation in Figure 3(a) shows the
error incurred due to DAC non-idealities which is a function of
both applied inputs (RDAC) and synaptic conductances (RLoad).
Figure 3(a) also illustrates errors’ dependence on the applied
inputs. The plot shows the outputs of the non-ideal DAC (Non-
ideal DACOUT ) for two load resistances 3.2kΩ and 32kΩ,
respectively. As evident, the voltage plots of the two RLoad
differ with the applied inputs.
Sneak paths during vector-matrix multiplication. Ideally,
currents in resistive crossbars would be expected to flow from
left to right along the rows and from top to bottom through the
columns. However, due to the non-idealities described above
(specifically, wire resistances), internal node voltages within
the crossbar may vary, resulting in additional current paths,
which we refer to as sneak paths. Figure 3(b) illustrates sneaks
paths during vector-matrix multiplications for a 3x2 crossbar
array. We consider a crossbar state with all synaptic devices
programmed to 20KΩ, and the applied input voltages at the
rows are 0.2V, 0.01V and 0.2V, respectively. For this crossbar
4Fig. 2: Crossbar non-idealities: (a) Crossbar resistive equivalence, (b)-(c) Sensitivity to crossbar dimension with all synaptic
conductances programmed to GMIN and GMAX , respectively, (d)-(e) Sensitivity to synaptic conductances and applied inputs,
(f) Sensitivity to process variation and imperfect programming
state, we observe that the direction of current between nodes
a22 and b22 is flipped, i.e., the current flows from b22 towards
the input (Vin2), instead of the expected direction. Sneak paths
are a function of both the crossbar state and the applied inputs,
and therefore further contribute to the overall dynamism in
errors due to non-idealities.
Fig. 3: Example of non-idealities in resistive crossbar
B. Errors due to Non-Idealities
Next, we study the impact of non-idealities on the compu-
tational accuracy of the vector-matrix multiplication realized
using resistive crossbars. To this end, we compare the out-
puts of vector-matrix multiplications obtained from HSPICE
simulations of non-ideal crossbar arrays with the ideal com-
putations (Equation 1) and analyze the errors’ sensitivity to
various parameters.
Sensitivity to crossbar size. We first examine how the
errors incurred due to the individual non-idealities (WIRE,
SENSE), combinations of non-idealities (DAC+DRIVER,
WIRE+SENSE), and due to the cumulative effect of all
non-idealities (ALL) vary with the crossbar dimension. Fig-
ures 2(b) and 2(c) show the errors incurred during the vector-
matrix multiplication realized using crossbars, with all synap-
tic conductances programmed to GMIN and GMAX , respectively.
In both graphs, the Y-axis represents the error in the last (N th)
column of an NxN crossbar, and the X-axis represents the
crossbar dimension (N). In both cases, we observe that the
overall errors due to all non-idealities (ALL), as well as due to
individual non-idealities, increase with the crossbar dimension.
This is expected because: (i) the overall wire resistances
increase with crossbar array size, (ii) the sensing resistance
contribution to the overall bitline resistance increases, and
(iii) the DAC non-ideality increases due to a decrease in the
effective load resistance 1. Further, we also observe that for
smaller crossbars, the non-ideality due to DAC is predominant,
whereas, for larger crossbars, the wire and sensing resistance
effect becomes equally significant.
Sensitivity to crossbar state. Next, we characterize errors’
dependence on the crossbar state, i.e., the conductances of all
synaptic devices. To this end, we fix the inputs to a 64x64
crossbar array and vary the conductances of the synaptic
devices to obtain different crossbar states. Figure 2(d) shows
the maximum (MAX), minimum (MIN), and average (AVG)
errors across columns of the crossbar over 1000 random
crossbar states. We observe that the errors show significant
dynamism across these states. In Figure 2(d), we also plot the
errors for a sample crossbar state (Sample-Run) to demonstrate
the irregular pattern shown by them across crossbar columns.
Moreover, this irregular pattern deviates notably from the
patterns observed for MAX, MIN, and AVG errors.
Sensitivity to crossbar inputs. To analyze the errors’ depen-
dence on the applied inputs, we fixed the conductances of all
synaptic devices and varied the inputs. Figure 2(e) shows the
variations in errors across inputs. We observe that the variance
across inputs (MAX and MIN) for a particular column is
noticeable, but small in comparison to the variance across
crossbar states. However, errors’ variance across columns is
1Higher crossbar dimensions have more columns leading to increase in
parallel paths, consequently lowering the effective load resistance
5significant.
Sensitivity to crossbar columns. Figures 2(d-e) depicts how
errors vary across crossbar columns. While there is a slight
trend of increase in error as we go from the first to the
last column, it is not always the last column that incurs the
maximum error. Rather any column can incur the maximum
error depending on the crossbar states and the applied inputs.
Sensitivity to process variation and imperfect program-
ming. Finally, we also evaluate the impact of variations
by performing Monte-Carlo simulation on a sample set of
10,000 crossbar states obtained by considering variations in
synaptic conductances (σ/µ = 10%) [43]. Figure 2(f) shows the
maximum, minimum, and average error observed on a 64x64
crossbar array across these samples. The variations in synaptic
conductances can occur due to two prominent reasons: (i)
Process variations and (ii) Imperfect programming, i.e., errors
during write operations.
In summary, the non-idealities in resistive crossbars can
have a significant impact on the computations that they per-
form, and that the errors due to non-idealities are highly depen-
dent on various factors, including the conductances, applied
inputs, crossbar column and hardware-instance performing the
computation. In order to accurately capture the impact of
non-idealities on application-level accuracy, a crossbar model
should consider these factors.
V. Crossbar Modeling
In this section, we present a Fast Crossbar Model (FCM)
that accurately captures the impact of non-idealities on the
vector-matrix multiplications realized using resistive crossbars.
Fig. 4: FCM: Overview
A. FCM Overview
Figure 4 overviews the proposed fast crossbar model that
consists of two phases: (i) Model generation and (ii) Model
evaluation. Model generation is a design time phase that is
performed only once for a DNN, whereas model evaluation
is a runtime phase that is invoked to evaluate each inference
operation using the DNN. The key idea behind FCM is to first
abstract non-idealities using the crossbar model generator to
transform a weight matrix (W) into a non-ideal conductance
matrix (Gnon−ideal). Subsequently, using the generated Gnon−ideal
matrix and non-ideal peripheral (ADC and DAC) models,
FCM emulates the non-ideal vector matrix multiplications on
resistive crossbars. We discuss these steps of FCM in detail
below.
Fig. 5: Crossbar model generator: Insight
Fig. 6: Resistive Equivalence of MxN crossbar array
Crossbar model generator. FCM uses a crossbar model
generator to abstract the hardware instance and the inter-
connect specific crossbar non-idealities due to the process
variation, the sensing resistance, and the wire resistances. The
model generator takes crossbar parameters and a weight matrix
(W) as inputs and generates a non-ideal conductance matrix
(Gnon−ideal) as the output. Using a three-step transformation
mechanism (listed in Figure 4), it converts W to Gnon−ideal
based on crossbar parameters including synaptic device (Gmin,
Gmax, precision), interconnect (RS ense, rrow, rcol), and circuit
(crossbar size) parameters, and the chip variation profile.
Figure 5 illustrates the model generation process using an
example, where we consider mapping of an 8x8 weight matrix
to crossbars of size 3x3. In step 1, the model generator slices
the matrix W into fragments and maps them to multiple
6crossbar instances. The fragment size is same as the crossbar
dimension and to achieve this for all fragments the corners
of the matrix W are zero padded (if required). Next, in
step 2, weights are converted from floating-point (FP) values
to conductances (G) considering device parameters (Gmin,
Gmax, precision) and the variation profile. We sample the
variation profile to obtain a unique variance for each synaptic
elements within and across crossbar instances. At the end
of step 2, we obtain a conductance matrix (Gi) for each
crossbar instance. Finally, in step 3, the generator abstracts
interconnect non-idealities (Rsense, rcol, rrow) and transforms
the conductance matrices (Gi) to the corresponding non-ideal
conductance matrices (Gnon−ideal−i). Subsequently, these non-
ideal conductance matrices (Gnon−ideal−i) are merged to obtain
one Gnon−ideal matrix. The transformation of Gi to Gnon−ideal−i is
exact, and we provide the mathematical proof in Section V-B.
Peripheral (ADC & DAC) models. Figure 4 details the ADC
and DAC models used by FCM to incorporate ADC and DAC
non-idealities. The DAC model is composed of a resistive
divider circuit with a digital input (Inp) dependent resistance
(RDAC) and a fixed resistance (RPD). The resistive divider is
connected to a variable effective load conductance (GLoad)
whose value is dependent on the crossbar state (synaptic
conductances). FCM uses the equation shown in Figure 4
to compute the non-ideal input voltages (Vin−non−ideal). In the
shown equation, RDAC is determined using the digital inputs
(Inp), and GLoad is computed using the Gnon−ideal matrix.
We note that Vin−non−ideal captures the data-dependence of
the errors arising due to non-ideal DAC as RDAC and GLoad
are dependent on the applied inputs and the crossbar state,
respectively. Using matrices Gnon−ideal and Vin−non−ideal, FCM
computes the non-ideal vector-matrix multiplication realized
in crossbars to obtain non-ideal output currents (Iout−non−ideal).
The ADC model shown in Figure 4 is then used to convert the
Iout−non−ideal to digital outputs (Out). Note that, FCM realizes
linear algebraic operations using well-optimized BLAS (Basic
Linear Algebra Subprograms) routines to further improve its
simulation speed.
B. Abstraction of interconnect non-idealities
In this section, we provide the mathematical formulation
for the abstraction of interconnect non-idealities (Step 3 of
crossbar model generation). We recall that in this step the
generator abstracts interconnect non-idealities (Rsense, rcol,
rrow) and transform the conductance matrix (Gi) associated
with the ith crossbar instance to the corresponding non-ideal
conductance matrix (Gnon−ideal−i). We achieve this transforma-
tion by leveraging circuit laws (Kirchhoff’s loop laws and
Ohm’s law) and linear algebraic operations (direct sum, row
switching, vector concatenation, row reduction, etc.).
We now explain the formulation using Figure 6 that shows
the equivalent resistive circuit of an MxN crossbar array. Vini
represents the input voltage at the ith row of the crossbar, Vai, j
denotes the voltage at the node ai, j, and Vi, j is the voltage
difference between the node ai, j and the node bi, j. Gi, j is
the conductance of the synaptic device at the ith row and
the jth column. Rsense, rrow, and rcol depict the sensing and
distributed wire resistances, respectively, and Iout j indicates
the output current of the jth column. In figure 6, we refer
vertical and horizontal slices of the crossbar array as Column
Linear Systems (LSCols) and Row Linear Systems (LSRows),
respectively. To demonstrate the formulation of Gnon−ideal, we
employ 6 major steps involving Equations 3 to 15. Figure 7
illustrates these steps and equations using a 4x4 crossbar array
as an example. We note that in Figure 7, the equations are
generic and applicable to a crossbar of any size, however, the
matrices are detailed for a 4x4 crossbar array. We next describe
these steps in turn below.
Step 1: Formulate column linear systems. We first formulate
column linear systems (LS Col1 to LS ColN) using each vertical
Fig. 7: Equations for Gnon−ideal derivation along with the representation of matrices using an example 4x4 crossbar array
7slice of the crossbar, shown in Figure 6. Let us consider the jth
vertical slice corresponding to the LS Col j system (Equations
3 to 5). Using Kirchhoff’s Current Law (KCL) at all nodes
bi, j present in the jth column, we obtain Equations 3 and 4 as
shown in Figure 7. Equations 3 and 4 are then combined to
obtain the linear system in Equation 5. In the case of an MxN
crossbar, we have N such linear systems (LS Col1 to LS ColN).
Step 2: Merge column linear systems. Next, the column
linear systems (LS Col1 to LS ColN) are merged to form a
larger Column Linear System (merged-LSCol) as shown in
Equation 6 and 7. We achieve this by using the direct sum (⊕)
matrix operation on matrices (Aj + J*Kj) and Kj to obtain
block matrices COLmat and Gmat, respectively. In Equation
6, CVcol and CVAcol are vectors formed by concatenating
Vcolj and VAcolj vectors, respectively. Note that, the vectors
Vcolj and VAcolj are obtained in Step 1 (Equations 3 and 5).
Further, Ioutnon-ideal in Equation 7 is a vector representing the
output currents.
Step 3: Formulate row linear systems. Similar to Step 1,
the row linear systems (LS row1 to LS rowM) are formulated
considering horizontal slices of the crossbar. We use KCL at
nodes ai, j present in the ith horizontal slice to obtain Equation
8 which represents the LS row j system. In case of an MxN
crossbar, we have M such row linear systems (LS row1 to
LS rowM).
Step 4: Merge row linear systems. Next, the row linear
systems obtained in Step 3 are merged to obtain a larger
Row Linear System (merged-LSrow) as shown in Equation
9. ROWmat is a block matrix obtained by performing the
direct sum (⊕) matrix operation on the matrix (Bi). Moreover,
CVrowIN, CVrow, and CVArow are vectors formed by
concatenating vectors (obtained in Step 3) VrowINi, VArowi,
and Vrowi, respectively.
Step 5: Eliminate internal variables. Next, the vectors
CVAcol and CVcol comprising of internal variables Vai, j
and Vi, j, respectively, are eliminated. In order to eliminate
these variables, we use the merged-LScol and merged-LSrow
systems obtained in Step 2 and 4, respectively. However,
the merged-LScol and merged-LSrow equations cannot be
used directly due to the mismatch in their Right-Hand Sides
(RHS) (CVAcol , CVArow). We resolve this mismatch by
performing elementary row operations on Equation 9 to obtain
Equation 10. Note that, the CVrowINA vector and the ROW-
matA matrix are obtained by performing row switching, i.e.,
an elementary row operation, on the CVrowIN vector and
the ROWmat matrix, respectively. Next, the CVAcol vector
is eliminated using Equations 6 and 10 to obtain Equation 11.
Subsequently, the CVcol vector is eliminated using Equations
7 and 11 to yield Equation 12. Note that, Equation 13 details
the NETmat matrix introduced in Equation 12.
Step 6: Reduce matrix dimension. Finally, we reduce the
size of matrices NETmat and CVrowINA by leveraging
a key property of the CVrowINA vector, i.e., it contains
repeated elements. Recall that, the CVrowIN vector is formed
by concatenating the VrowINi vectors (Step 4), and the
CVrowINA vector is obtained by performing row switching
operations on the CVrowIN vector. Since the VrowINi vector
(Step 3) has repeated elements, consequently, the vectors
CVrowIN and CVrowINA also have repeated elements. Ex-
ploiting this property, the columns of the NETmat matrix
that are to be multiplied by same elements in CVrowINA
can be summed using elementary column operations to yield
a compressed NETmatC matrix (shown in Equation 14).
Moreover, removing redundancies in vector CVrowINA leads
to the Vinnon-idealT vector. Further, Equation 14 can be re-
written as Equation 15 to obtain the Gnon-ideal matrix. Note
that, Gnon-ideal is a function of (G, Rsense, rcol, and rrow), and
therefore can be constructed using the intermediate matrices
COLmat, ROWmat, and Gmat.
VI. RxNN Framework
In this section, we present a software framework RxNN that
enables evaluation of large-scale DNNs on resistive crossbar
systems. RxNN is a functional simulator obtained by mod-
ifying a popular deep learning framework, i.e., Caffe [37],
to mimic non-ideal vector-matrix multiplications realized on
resistive crossbars. Caffe models the convolution and fully-
connected layers of DNNs as matrix-matrix and vector-matrix
multiplications. RxNN maps these matrix-matrix and vector-
matrix multiplications to a resistive crossbar system and eval-
uates application-level accuracy of DNN inference operations.
It takes the network description, resistive crossbar system
description, crossbar parameters, and a trained model as in-
puts, and computes the DNN accuracy using the embedded
FCM models. RxNN’s primary objective is to evaluate the
application-level accuracy of DNNs, however, it is also capable
of generating execution traces to enable performance and
energy estimation. RxNN is also capable of re-training DNN
to improve their inference accuracy.
Fig. 8: RxNN Overview
Figure 8 depicts the RxNN flow that consists of 3 steps.
In step 1 , RxNN maps the neural network to the specified
target architecture. The weights are read from the trained
Caffe model and virtually programmed into the crossbar array
instances. Subsequently, the conductance matrices (G) corre-
sponding to each resistive crossbar instance are generated,
which are then transformed into the non-ideal conductance
matrices (Gnon−ideal) by abstracting crossbar non-idealities.
Next, in step 2 , the Gnon−ideal matrices associated with each
8convolution and fully-connected DNN layers are incorporated
back into the Caffe’s original weight data structure. RxNN
transparently utilizes Caffe’s underlying data structures and
optimized BLAS libraries, which is key to its performance
and scalability. We note that steps 1 - 2 are performed only
once for a given DNN and architecture template. Thereafter,
in step 3 , RxNN evaluates the DNN for the given set of
test inputs using embedded Gnon−ideal matrices and peripheral
(ADC and DAC) models. During network evaluation, the
DAC/ADC models are invoked as pre- and post-processing
steps on the inputs/outputs of each convolutional and fully-
connected layer.
Next, we describe re-training with RxNN to improve
inference accuracy of DNN on resistive crossbar systems.
The major challenges that arise during DNN re-training for
crossbar systems are: (i) the data-structures (inputs, outputs,
weights) should abide by the range and resolution constraints
at all times, and (ii) errors and gradients computed during
back-propagation should be appropriately scaled to ensure
network convergence2. RxNN meets these constraints by using
a crossbar abstracted forward pass and a floating-point based
backward pass. It appropriately converts and scales the data-
structures between abstractions to ensure that the network re-
trains with minimal impact on the overall training speed, which
is extremely critical in the context of large-scale DNNs.
VII. Experimental Methodology
In this section, we provide the experimental setup for evalu-
ating FCM and the software framework RxNN.
Fig. 9: Device and Technology Parameters
Device/Circuit simulation. We use an in-house device model
of the synaptic element [5] that is based on the solution of
Landau-Lifshitz-Gilbert (LLG) magnetization dynamics and
Non-Equilibrium-Green’s Function (NEGF) electron transport.
Circuit-level simulations are performed in HSPICE using the
45nm bulk CMOS technology and the synaptic device model.
Our simulations use the ADC and DAC circuits proposed
in [44], [45]. The interconnect parasitics (rrow, rcol) are ex-
tracted using the device and crossbar array layouts. Figure 9
shows these layouts that are performed using the design rules
specified in [46]. The table in Figure 9 details the device,
technology [47], and variation parameters [43] assumed in
our experiments. We also characterize a resistive crossbar
2Stochastic-gradient descent solver assumes the forward and backward
passes to be contiguous and differentiable. However, crossbar abstraction of
vector-matrix multiplication does not ensure these conditions.
array to compute energy at the crossbar-level which is used
as a technology parameter in RxNN to estimate system-level
energy consumption.
Application-Level simulation. We evaluated the application-
level accuracy and energy of several popular DNNs on the
resistive crossbar system using RxNN. Table I details our
benchmark DNNs using the number of convolution and fully-
connected layers, the targeted data-set, and the number of
synaptic connections and neurons. We also present the relative
model size to highlight the difference between these bench-
mark DNNs. To evaluate the system-level energy of DNNs,
we use an architecture similar to [7]. We note that the oper-
ations other than vector-matrix multiplications (max-pooling,
normalization, etc.) are performed on the host processor.
TABLE I: Benchmark DNN Applications
VIII. Results
We now present the experimental results to demonstrate the
modeling accuracy and speedups achieved by FCM over circuit
simulation. We also evaluate the application-level accuracy
of large-scale DNNs on non-ideal resistive crossbar systems
using RxNN.
Fig. 10: Computation Errors observed in crossbar for various
crossbar models
A. FCM: Crossbar-level Evaluation
Modeling Accuracy. Figure 10 shows the errors in vector-
matrix multiplications realized using a 64x64 non-ideal cross-
bar. We compute errors using three different crossbar models,
viz., HSPICE, FCM, and MNSIM. HSPICE is our baseline
model, whereas MNSIM [26] represents a simple error model.
The X-axis represents the crossbar column, and the Y-axis
depicts the error incurred during the non-ideal vector-matrix
multiplication. We observe that the simple error model (MN-
SIM) deviates considerably from the HSPICE model. This is
expected, as it does not consider errors’ dependence on several
9factors including applied inputs, the crossbar state, and the
crossbar columns. In contrast, the FCM model considers these
dynamic factors and therefore able to closely match the errors
observed in the HSPICE model. The maximum deviation
between the errors estimated by MNSIM and the actual errors
computed using HSPICE is about 3.51%. In the case of FCM,
the maximum deviation is found to be significantly (0.28%)
smaller.
Speedup. To evaluate the
Fig. 11: FCM speedup over
HPSICE
speedup of FCM over
HSPICE, we measure the
execution time of FCM
and HSPICE for various
crossbar sizes. Figure 11
details the speedup achieved
using FCM over HSPICE.
We observe a speedup of
about 5 orders in magnitude
across crossbar with different sizes. Moreover, as expected,
the speedup increases for larger crossbar arrays.
Model generation overhead. Recall that FCM’s crossbar
model generator transforms the weights matrix (W) to a non-
ideal conductance matrix (Gnon−ideal) which incur a one-time
overhead. In our evaluation, we found the modeling overhead
to be 0.038, 1.2, and 61 seconds for 16x16, 32x32, and
64x64 crossbar array, respectively. While considerable for
larger crossbars, these one-time overheads are amortized over
a large number of inputs evaluated by the DNN model.
B. RxNN: Application-Level Evaluation
Next, we evaluate the accuracy degradation due to crossbar
non-idealities at the application-level for the benchmark DNNs
using RxNN. We implement three different resistive crossbar
systems designed using crossbars of size 16x16 (Cross16),
32x32 (Cross32), and 64x64 (Cross64). Figure 12(a) shows
the accuracy degradation for these designs with respect to our
baseline, i.e., an ideal crossbar with no device and circuit-level
non-idealities. We first compare the accuracy degradation of
the Cross64 design across DNNs. We observe that for simple
networks (LeNet and ConvNet) the accuracy degradation due
to non-idealities is quite small. For example, LeNet and
ConvNet networks suffer accuracy degradation of 0.05% and
2.2%, respectively. In contrast, the accuracy loss due to non-
idealities is considerable for large-scale DNNs. For instance,
VGG-16, OverFeat, and Resnet-50 networks incur accuracy
losses of 25.6%, 27.8%, and 32%, respectively. We observe
similar accuracy degradation trend across simple and large-
scale DNNs for Cross16 and Cross32 designs as well.
Next, we compare the accuracy degradation across resistive
crossbar system designs (Cross16, Cross32, and Cross64). As
evident from Figure 12(a), the accuracy degradation for the
Cross16 design is much lesser than the Cross32 and Cross64
designs. This trend is expected as the impact of non-idealities
is lower for smaller crossbar arrays (Section IV-B). However,
the Cross16 design consumes higher energy compared to
Cross32 and Cross64 designs. Since the major components
of the energy consumed in resistive crossbar systems are
peripherals (ADC and DAC), therefore, larger crossbar arrays
that amortize the energy cost of ADCs and DACs over more
number of columns and rows have superior energy efficiency.
Figure 12(b) depicts the normalized energy consumption per
image for the Cross16, Cross32, and Cross64 designs. Note
that, in LeNet and ConvNet networks the energy of the
Cross64 design is higher than the Cross32 design. This is be-
cause the crossbars in the Cross64 design are under-utilized in
case of these simple networks. Therefore, Cross64 suffers from
energy overheads due to redundant computations performed in
the unmapped columns.
Fig. 12: Application-Level evaluation using RxNN
To further illustrate the energy consumption of DNNs on
resistive crossbar systems, we present the energy breakdown
of three networks, viz., VGG-16, GoogleNet, and AlexNet
realized on the Cross64 design. Figure 13 shows the energy
breakdown of these networks considering – read energy for
inputs (CMOS-Mem-Read), write energy for outputs (CMOS-
Mem-Write), and computation energy for vector-matrix mul-
tiplications (Cross-Computation). We observe that the major
energy component is the vector-matrix multiplications (Cross-
Computation) which is dominated by the ADCs and DACs.
Fig. 13: Energy Breakdown for Cross64 implementation
We also evaluated the slowdown of RxNN with respect to
Caffe, which amounts to 2.5X and 2.75X for inference and
re-training, respectively, across our benchmark applications.
We believe this is a reasonable overhead given the highly
optimized nature of Caffe, and the fact that much like Caffe,
RxNN can also leverage multi-cores, GPUs, and clusters for
increased processing throughput.
In summary, there exists a fundamental trade-off between
the application-level accuracy and the system energy which
needs to be examined, in order to determine the architectures
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for future resistive crossbar systems. RxNN intends to drive
these decisions by providing a software platform that can
precisely evaluate crossbar architectures executing large-scale
DNNs.
Fig. 14: Accuracy’s sensitivity to non-idealities
C. Sensitivity of accuracy to non-idealities
To further illustrate the impact of non-idealities on the
application-level accuracy, we present a sensitivity analysis
in Figure 14. We plot the accuracies of 6 large-scale net-
works, viz., AlexNet, VGG-16, GoogleNet, NiN, Overfeat,
and ResNet-50 for implementations differing in their degree
of non-idealities. The implementations that we use are: (i)
floating-point implementation realized on an x86 CPU archi-
tecture (FP32), (ii) 6-bit ideal crossbar design (Cross6) without
any crossbar non-idealities, and (iii) 6-bit non-ideal crossbar
based designs with and without variations (NI-Cross6-64x64).
Note, FP32 is a CMOS based digital implementation that does
not use crossbars. As shown in Figure 14, the accuracy drops
from left to right as more non-idealities are incorporated. We
observe two significant accuracy drops, one between FP32
and Cross6 implementations, and other between Cross6 and
NI-Cross6-64x64 implementations. The degradation between
FP32 and Cross6 is due to the limited precision of the
synaptic devices, ADCs, and DACs. This drop in accuracy
can be reduced by re-training using RxNN as discussed in
Section VIII-D. In contrast, the drop in accuracy from Cross6
to NI-Cross6-64x64 is due to the device and circuit-level non-
idealities.
Fig. 15: Re-training using RxNN
D. Re-training using RxNN
Next, we show the effectiveness of RxNN in re-training
large-scale DNNs for resistive crossbar systems. To that end,
we re-trained three networks, viz., AlexNet, VGG-16, and
GoogleNet, as shown in Figure 15. Our experiments show that
with only 150 iterations of re-training RxNN can achieve ∼9%,
∼8%, ∼26% improvement in accuracy for AlexNet, VGG-16,
and GoogleNet, respectively.
E. Impact of non-idealities: Insight
To provide further insights into the impact of non-idealities
at the application-level, Figure 16 compares the output features
obtained from an ideal resistive crossbar system and a non-
ideal resistive crossbar system, respectively, for two convo-
lution layers (Conv1 and Conv3) of the ConvNet network
executing on the CIFAR-10 dataset. Some of the significant
distortions in features are identified in the figure using circles.
We observe that the impact of non-idealities increases notice-
ably as we go deeper into the network (Conv3 layer outputs
show increased artefacts compared to Conv1 layer outputs
in Figure 16). This is consistent with the observation from
Figure 12(a) that deeper DNNs show greater degradation in
accuracy due to crossbar non-idealities.
Fig. 16: Visual demonstration of errors using ConvNet
In summary, our results underscore the utility of RxNN
in evaluating and re-training large-scale DNNs on resistive
crossbar architectures. They also motivate the need for further
research into techniques to mitigate and compensate for the
effects of crossbar non-idealities in the context of large-scale
DNNs.
IX. Conclusion
Resistive crossbar systems are a promising solution to the
energy efficient realization of DNNs. In this work, we evaluate
the impact of various device and circuit non-idealities that
are present in crossbars on the overall accuracy of large-
scale DNNs. We propose FCM, i.e., a fast, scalable, and
accurate functional crossbar model to evaluate vector-matrix
multiplications realized on resistive crossbars. We present
RxNN, a software simulation framework to enable evaluation
and re-training of large-scale DNNs on resistive crossbar
systems. Our evaluations show that the errors due to non-
idealities can degrade the overall accuracy of large scale DNNs
considerably, therefore necessitating a need for error correction
and compensation schemes.
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